Abstract: A field-programmable gate arrav (FPGA) can implement arbitrar?, logic circuits in the.field. In this papel; we consider universal t e s t such that when applied to an unprogrammed FPGA, it ensures that all the corresponding programmed logic circuits on the FPGA are fuult-jree. We focus on testing for look-up tables in FPGAs, andpresent two types of programming schemes; sequential loading and random access loading.
Introduction
Field-programmable gate arrays (FPGAs) are digital devices that can implement logic circuits required by users in the field [ 1,2]. Because of their short turnaround time, low manufacturing cost and programmability in the field, there has been an increasing interest in system prototyping and system reconfiguration using FPGAs. There are many different architectures of FPGAs driven by different programming technologies. One important class is the SRAM-based FPGAs (e.g. Xilinx [l-3] ), also called the look-up table FPGAs, which can be reprogrammed any number of times. A novel feature of these FPGAs is that each basic block can implement any logic function that satisfies the I/O constraints of the basic block. The interconnections between the basic blocks consist of metal segments joined by program controlled pass transistors. In this paper, we shall consider look-up table FPGAs.
Testing for FPGAs, as well as conventional digital ICs, is one of the important problems. Several works on testing FPGAs have been reported [4, 5] . Hermann and Hoffmann [4] presented fault models and test generation for one-time Tsushima-naka, Okayama, 700 Japan have to consider alternative approaches to testing for unprogrammed FPGAs.
In this paper, we shall introduce universal test such that when applied to a given unprogrammed FPGA, it ensures that all programmed FPGAs corresponding to the unprogrammedFPGA are fault-free. Here, we focus on testing for look-up tables in FPGAs. Testing for other components in an FPGA can be considered in the same way as testing for look-up tables. Then we shall present test complexity of FPGAs, where test complexity of an FPGA refers to the time required to test the FPGA. We shall present two types of programming schemes; sequential loading and random access loading, and show that the test complexities of FPGAs with these programming schemes are O(Nn1og n ) and O(Nn), respectively, where N is the array size of FPGAs or the number of configurable logic blocks, and n is the size of look-up tables or the number of configuration memory cells for each look-up table. The test complexities of these FPGAs dependon the array size N , and thus they might not be C-testable [6] . If we can make FPGAs C-testable, we can considerably reduce the test complexity. Therefore, we shall propose a new programming scheme, called block-sliced loading, which makes FPGAs Ctestable. The test complexities of the proposed block-sliced FPGAs are O(nlog2n + log3,) and O(n + log n ) for sequential loading and random access loading, respectively.
Architecture of FPGAs
The architecture of field-programmable gate arrays (FPGAs) considered in this paper is illustrated in Fig. 1 x 1 memory composed of configuration memory cells, where k is the number of input lines of the FPGA. When an input pattem is applied to a look-up table, the look-up table selects a configuration memory cell addressed by the input pattern, and the output of the cell provides the value of the function. A look-up table can implement any of 2n functions of its inputs, where n = 2k. When the FPGA is programmed, the memory is loaded with the bit pattem corresponding to the truth table of the function. Fig. 2(a) shows a block of a three-input LUT. A pass transistor controlled by a configuration memory 3. Universal Test and Its Complexity cell, as shown in Fig. 2(b) , configures a connection of 3.1 Universal Test wiring segments in an interconnect Structure. The W i r e we can consider testing for F P G A~ as types of segments on each side of the transistor are connected or not, testing; one is testing for unproga"eed F P G A~, and the depending on the value in the memory cell. A multiplexer, other is testing for programmed F P G A~. FPGA as shown in Fig. 2(c FPGA. The FPGA must include circuitry to load a be considered in the sa e way as testing for LUTs. A kschemes as follows. each memory cell has its own address. When an input Sequential loading: When an P G A is programmed, pattem is applied to the LUT from its k input lines, the the program is shifted into the FPGA, and each bit of the LUT decodes the input pattern, and rea& out the memory program is stored in the corresponding configuration cell corresponding to the input pattem. Thus, LUTs can be memory cell. This type of loading scheme is called considered as random access memories (RAMs). However, sequential loading, and an FPGA with this type of loading is since the decoder for writing is different from the deccder for called a sequentially londable FPGA (SL-FPGA). Whenever reading, we can not apply conventional methods for testing an SL-FPGA implements configurations, it loads all of RAMs [7, 8] to such LUTs. Hence, we have to consider configuration memory cells.
an altemative method for testing of LUTs. The fault models Random access loading: Each configuration memory assumed in this paper are follows. cell is directly addressable. When an FPGA is programmed, Sruck-atfaults of memory cells: One or more logic each bit is loaded by means of its address, and stored in the values in the memory cells cannot be changed for any corresponding cell. This type of loading scheme is called configuration. Such faults are called stuck-at faults (SAFs). random access loading, and an FPGA with this type of When an input pattern corresponding to an SA F memory loading is called a random access loudable FPGA (RA L-cell, the output value for the input pattem is either 0 or 1 , FPGA). An RAL-FPGA can implement a configuration by irrespective of configurations. loading only the bits which differ from those of the previous Non-access faults (NAFs): For some ai, f(ai) is empty due to a fault. That is, whenever memory cell ai is to be accessed, no memory cell is accessed. Here, the output value for the input pattem ai depends on the previous output value of the LUT.
Multiple access faults (MAFs):
For some ai, f(ai) is neither singleton nor empty due to a fault. That is, whenever memory cell mi is accessed, more than one memory cell are accessed. Here, the output value is formed either by the bitwise OR or AND function (depending on the technology) over the memory cells of the set &).
Hereafter, we consider universal test for these faults of LUTs under single fault assumption.
Test Complexity
Universal test is performed by repeating implementation of a configuration and application of an input sequence to the configuration alternately. Hence, a test procedure for the universal testing is represented as a sequence of pairs of a configuration and its input sequence. Let Ci be the i-th configuration in a test procedure TP, and Let Si be the input sequence for the i-th configuration of the test procedure TP. Then, we can exp ess a test procedure
where nc is the number of pairs of a configuration and its input sequence in test procedure TP. Let c(i> be the number of configuration memory cells that are loaded to implement the i-th configuration, i.e., the bit size of a program for the i-th configuration. For an SL-FPGA, the size of each program is constant, i.e., 
T( TP) = ,x (t,c( i) + t,ns( i))
where tc is the time required to Ioad one bit of a program into a configuration memory cell in the FPGA, and ts is the clock cycle time of a configuration implemented in the FPGA. By denoting For RAL-FPGAs, we can let (6)
"C Nc = r = l c c ( i ) . Step 1 : for (i := 1 to k ) { Step 1.1:
Step and Step2, and k configurations are implemented in each step. Hence, the total number of configurations is n, = 2k= 2 logn .
Moreover, each memory cell is read out once for each configuration. Hence, nJi) = n for 1 5 i 5 nc.
Therefore, from Eq. is the array size of the FPGA and n is the size of the LUT.
Pro03
Next cascading such blocks by applying all the 2 input pattems to the block. These blocks are called test blocks. selects not only memory cell shows an example in case of k = 2. Fig. 4(a) inputs of the next test block (i.e., the third column). Hence, From Lemmas 1 to 4, we C a n see that test Procedure Tp-all pattems can be applied to the second test block for each S L Can detect any faults of an LuT. Therefore, we have the configuration. In configurations C , and C,, input sequences following theorem.
for the second test block coincide with input sequences for Fig. 4(b) . This test procedure can be easily extended to an arbitrary size k. Hence, we have the following theorem. Theorem 3 : There exists a test procedure for SL-FPGAs such that the test complexity is O(Nn log n), where N is the array size of the FPGAs and n is the size of LUTs.
Testing for RAL-FPGAs
Next we present a test procedure for a single LUT of a RAL-FPGA, called TP-RAL.
In the following test procedure, we assume that FPGAs behave the bit-wise AND function toward MAFs. For FPGAs that behave the bitwise OR function, we can get the same test procedure by complementing load values in test procedure TP-RA L.
Test Procedure T P -R A L :
, for (i := 1 to n) { # the i-rh confinururion
Step 1.1:
Step 2:
Step 3 :
Step 4.1 :
Step 4.2: 
for 0 I j I n -1. Then, we show the following lemmas. 
Accordingly, we have the following theorem.
Theorem 5:
The test complexity of test procedure TP-RAL for a single LUT of a RAL-FPGA is O(n), where n is the number of memory cells of the LUT , i.e., the size of the LUT. Next we consider testing for all LUTs in an RAL-FPGA. In the same way as SL-FPGAs, we consider a cascade of test blocks to test all the test blocks simultaneously. We can generate inputloutput sequences and configurations so that output sequences of each test block can be used as input sequences of the next test block. In order to illustrate this, we show an example in case of k = 2 in Fig. 5 . Fig. 5 Since all the memory cells in the FPGA are loaded for the first configuration C,, 
C-Testable FPGAs
Since an P G A consists of an array of logic blocks, it can be considered to be one of iterative systems. 'C-testable' 161 is a term which expresses an important class of testable iterative systems. Definition ( C -t e s t a b l e ) : Suppose an iterative array consisting of N logic cells, I f the iterative array can be tested with a number of test pattems that does not depend on N , then the iterative array is said to be C-testable.
In Proof: Each LUT is composed of n memory cells, k = log n input lines and one output line, and each test block consists of k = log n LUTs. Hence, the time required to test a BSSL-FPGA is given by T,ss,(TP-sL) = Nb(2lOg 12 ((n +log n + 1) f b + nf,)) = 2( log3 n + ( n + 1) log2 n)fb + (2n log n ) f,
O(35)
= O(n logz n + log3 n ) 
Conclusion
In this paper, we considered universal test such that when applied to an unprogrammed FPGA, it ensures that all the corresponding programmed logic circuits on the FPGA are fault-free. We presented two types of programming schemes; sequential loading and random access loading, and showed test procedures for the FPGAs with these programming schemes and their test complexities. In order to make the test complexity for FPGAs independent of the array size of the FPGAs, we proposed a programming scheme called block-sliced loading, which makes FPGAs C-testable.
In this paper, we focused on testing for look-up tables in FPGAs. However, testing for other components, e.g. I/O blocks and interconnect structures, are also important. These components can be tested in the same way as testing for look-up tables. We will report in the near future on the testing for these components as well as the whole of FPGAs.
